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[571 ABSTRACT 
A Schottky diode for millimeter and submillimeter 
wave applications is comprised of a multi-layered struc- 
ture including active layers of gallium arsenide on a 
semi-insulating gallium arsenide substrate with first and 
second insulating layers of silicon dioxide on the active 
layers of gallium arsenide. An ohmic contact pad lays 
on the silicon dioxide layers. An anode is formed in a 
window which is in and through the silicon dioxide 
layers. An elongated contact finger extends from the 
pad to the anode and a trench, preferably a transverse 
channel or trench of predetermined width, is formed in 
the active layers of the diode structure under the 
contact finger. The channel extends through the active 
layers to or substantially to the interface of the semi- 
insulating gallium arsenide substrate and the adjacent 
gallium arsenide layer which constitutes a buffer layer. 
Such a structure minimizes the effect of the major 
source of shunt capacitance by interrupting the current 
path between the conductive layers beneath the anode 
contact pad and the ohmic contact. Other embodiments 
of the diode may substitute various insulating or semi- 
insulating materials for the silicon dioxide, various semi- 
conductors for the active layers of gallium arsenide, and 
other materials for the substrate, which may be insulat- 
ing or semi-insulating, 
37 Claims, 3 Drawing Sheets 
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WHISKERLESS SCHOTTKY DIODE 
ORIGIN OF T H E  INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to Public Law 96-517 (35 U.S.C. section 200 et 
seq.). The contractor has not elected to retain title to the 
invention. .,- 
,881 
frequencies (RF) from the anode contact pad to the 
underlying conductive gallium arsenide layers. This 
current then flows to the ohmic contact through said 
conductive layers, effectively shunting the R F  signal to 
be detected around the diode junction. This capacitance 
can be only partially eliminated by standard state of the 
art beam lead technology. 
Several schemes have been resorted to recently in 
order to reduce or attempt to eliminate this maior 
10 source of shunt capacitance. One of these comprises a 
mesa structure wherein the active gallium arsenide lay- 
ers are etched away and the anode contact pad is 
formed over the material of the semi-insulating sub- 
strate. This technique is difficult to implement, how- 
ls ever, because of processing problems associated with TECHNICAL FIELD 
This invention relates generally to semiconductor the formation and etching of oxide, photoresist and 
devices and more particularly to a whiskerless, multi- metal layers on a non-planar surface. These problems 
layered Schottky barrier diode. are further exacerbated by the need to produce very 
small anode diameters for high frequency operation. 
Another technique involves a structure wherein a BACKGROUND ART 
Schottky barrier diodes with anode diameters in the proton beam is used to convert the gallium arsenide 
submicron to micron range are generally known. Such material beneath the anode contact pad to semi-insulat- 
devices are typically used as resistive mixer elements ing material, thus eliminating the aforementioned pro- 
and varactor multipliers in the 100 GHz to 3 THz fie- cessing difficulties. The disadvantage of this type of 
quency range. The requirements of low shunt CaPaci- 25 device is that there is a requirement for a relatively high 
tance across the diode junction and low junction capaci- energy proton for conversion of relatively thick 
Whiskerless Schottky Diode 
This is a continuation-in-part of application Ser. No. 
055,809, filed May 18, 1987, now abandoned. 
2o 
tame itself, however, severely restrict diode design. 
contacted with a fine pointed wire or whisker having a 
diameter of from between 12 to 25 microns, has long 30 anode and ohmic contact 
been used to satisfy the need for minimum shunt capaci- 
tance. In order to operate at these frequencies, the 
pointed wire or whisker also provides a tuning induc- 
tance which can be varied by changing whisker shape 
the order of 1 ff (femto-farads), Le. 1 X 10-15 farads, 
and bias junction capacitance values as low as o.6 
fF have been achieved with this type of device. 
Whisker contacted diodes, however, have a number 
mechanically unstable in vibration environments such 
as in a satellite launch and, due to the fact that operation It is yet another object of this invention to provide an 
is sometimes required at cryogenic temperatures in improvement in planar Schottky diodes which provide 
order to obtain desirable signal to noise ratios and en- both low junction and shunt capacitances. 
hanced performance, special mounting structures are 45 Still a further object of this invention is to provide a 
needed to maintain whisker contact as the various ele- whiskerless Schottky diode for millimeter and submilli- 
merits change dimension on cooling. Also, whisker meter wave application which iS relatively Simple to 
contacted diodes are virtually impossible to incorporate 
into integrated circuitry including diode arrays or inte- Briefly, the foregoing and other objects are achieved 
gral antenna schemes. Furthermore, small area diodes 50 by a Schottky diode which comprises a multi-layered 
having a diameter on the order of 1 micron or less re- device including a semi-insulating or insulating sub- 
quire great skill and effort to contact. strate overlayered with one or more active layers of 
As a result of these limitations, whiskerless Schottky semiconductor material selected from elemental groups 
diodes have been developed. Such diodes comprise Or a combination of such groups such as Group 111-V 
epilayered structures and provide a significant improve- 55 compounds, typically gallium arsenide (GaAs). A pair 
ment in eliminating some or all of the aforementioned of semi-insulating or insulating layers comprised of 
problems. These devices typically are comprised of one silicon dioxide (SiOz), for example, are provided on the 
or more layers of gallium arsenide formed on a semi- top of the active layers and an anode window is formed 
insulating substrate with an overlying anode contact therethrough to the uppermost layer of gallium arse- 
pad and ohmic contact pad which may be adjacently 60 nide. A metal, such as platinum or gold, is deposited on 
located on the same or top side of the diode structure. the aforementioned gallium arsenide layer through this 
One major problem still remains, however, and com- window to form an anode which includes a metal-semi- 
prises the shunt capacitance from the anode contact pad conductor junction. An anode contact pad is formed on 
to the underlying gallium arsenide layer. This capaci- the top of the silicon dioxide layer. The anode contact 
tance is especially detrimental since it is orders of mag- 65 pad includes a forwardly projecting anode contact fin- 
nitude larger than the diode junction capacitance and ger element of a reduced width dimension which ex- 
other shunt capacitance components and since it pro- tends to the anode window and to the metallization of 
vides a path for displacement current to flow at radio the anode. An ohmic contact pad is located on, but is 
(3 to 4 microns), degenerately doped buffer layers of 
oxide and metallization steps needed to protect the 
from the proton beam. 
STATEMENT OF T H E  INVENTION 
Accordingly, it is an object of the invention to pro- 
It is a further object of this invention to provide an 
improvement in semiconductor diode devices which 
operate at extremely high frequencies. 
It is another object of this invention to provide an 
One diode in an array Of Schottky diodes, which is gallium arsenide and the additional photolithographic, 
and length. Shunt capacitance from the whisker is on 35 vide an improvement in semiconductor devices. 
of serious disadvantages. For example, they are often 40 improvement in Schottky diodes for and 
wave 
fabricate. 
5,04 
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separated from, the contact finger.on the same side of 
the device. A surface channel or trench of predeter- 
mined dimensions is formed in the body of the active 
layers of the semiconductor diode structure between 
the anode contact pad and the anode window. The 
depth of the channel or trench extends downwardly at 
least to the interface between the first gallium arsenide 
layer and the substrate. The existence of this channel or 
trench eliminates the harmful effects of the capacitance 
,881 
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22, commonly referred to as a whisker, and having a 
diameter in the range of 12 to 25 microns, is fashioned to 
have a pointed end which is placed in contact with the 
anode 20. Such a device exhibits a variable junction 
resistance Rj and a variable junction capacitance Cj as 
well as two shunt capacitances CsHi, Csm, and a series 
resistance R,. These impedances are shown in phantom 
view in FIG. 1, but are depicted in schematic diagram- 
matic form in FIG. 2. 
between the anode contact pad and the underlying 10 Referring briefly to FIG. 2, the resistance R3 is in 
conductive gallium arsenide by providing a means of series with the parallel combination of the junction 
cutting off the current path between said conductive resistance and capacitance, Rj and Cj, and the shunt 
layers beneath the anode contact pad and the ohmic capacitance CSH1. The second shunt capacitance Csm 
contract. Thus, the relatively large anode contact pad is in parallel with the total combination of the aforesaid 
capacitance is effectively isolated from acting as a shunt 15 elements. Since C s m  is outside of R ,  the whisker 22 can 
path for the desired R F  signal. While air is the preferred be shaped to provide a tuning inductance or alterna- 
material within the trench, other insulating materials tively, an external inductance may be provided, 
such as polymers, glasses, or ceramics may be used or whereby the shunt capacitance C s m  can be tuned out. 
the trench may be evacuated. Such is not the case, however, with respect to the other 
The foregoing, as well as other objects, features and 20 shunt capacitance CsH1. Because C s ~ l  is in series with 
advantages of the invention will become apparent from R ,  it cannot be tuned out, and it provides a source of 
the following detailed description when taken in con- undesired capacitance which acts as a signal shunt 
]unction with the accompanying drawings. which, in turn, bypasses the active device in the fre- . . -  
quency range of 100 GHz to 3 THz. 
DESCRIPT1oN OF THE 25 The limitations and disadvantages of a Schottky bas- 
FIG. 1 is a partial cross-sectional view illustrative of rier diode illustrated, for example, in FIG. 1, have been 
a well known Schottky barrier diode which is contacted noted above and, in order to overcome these problems, 
with a fine pointed wire or whisker; the whiskerless Schottky diode was developed. This 
FIG. 2 is a simplified electrical schematic diagram type of device is shown for purposes of illustration in 
illustrative of some of the electrical impedances associ- 30 FIGS. 3 and 4 and comprises a structure wherein an 
ated with the device as shown in FIG. 1; n+GaAs buffer layer 24 is fabricated on a semi-insulat- 
FIG. 3 is a top planar view generally illustrative of a ing or insulating GaAs substrate 26. A layer of n GaAs 
planar Schottky diode; 28 is formed on the buffer layer 24 and a semi-insulating 
FIG. 4 is a sectional view of the device as shown in or insulating layer, of Si02 30, for example, is formed on 
FIG. 3 taken along the lines 4-4 thereof; 35 top of layer 28 as before. This device differs from the 
FIGS. 5 and 6 are cross-sectional views generally device of FIG. 1 in that it now includes two adjacent, 
illustrative of two other types of whiskerless Schottky but separated, layers of metallization 32 and 34 which 
diodes; define anode contact pad and ohmic contact pad areas, 
FIG. 7 is a top planar view generally illustrative of a respectively. The anode contact pad metallization is 
diode device in accordance with this invention; and 40 deposited on the top of the Si02 surface 30 and typically 
FIG. 8 is a partial sectional view of the device shown includes a relatively thin strip in the form of a contact 
in FIG. 7 taken along the lines 8-8 thereof. finger which extends at least to an anode window 38 
where it descends to the n GaAs layer 28. The metalli- 
zation for anode 40 may include a relatively thin surface DETAILED DESCRIPTION OF THE 
45 of selected metal such as platinum. The size of the win- INVENTION 
Referring now to the drawings and more particularly dow, moreover, constitutes a design feature of the de- 
to FIG. l, shown thereat is a partial cross-sectional vice. The ohmic contact pad 34, as shown in FIG. 4, is 
view of a known prior art device called a whisker-con- fabricated by forming a recess of a selected depth into a 
tacted Schottky barrier diode. This device is typically n GaAs layer 28 and the n+GaAs layer 24. Also as 
fabricated using semiconductor material selected from 50 shown in FIG. 3, the ohmic contact pad partially bor- 
Group 111-V compounds such as gallium arsenide ders the tip of the anode contact finger 36 at the anode 
(GaAs). As illustrated, the Schottky diode comprises a 40. 
multi-layered device, fabricated in a well known man- Further, as shown in FIG. 4, the same impedances, 
ner, including a heavily doped (n+) GaAs layer 12 on including the two shunt capacitances CsHl and Csm 
which is formed a metallic ohmic contact layer 10 and 55 exist along with the junction resistance Rj, the junction 
on top of which is formed a second less heavily doped capacitance C,, and the series resistance RJ, as shown in 
(n) GaAs layer 14. Both GaAs layers 12 and 14 com- the phantom lines. Shunt capacitance CSHl is due pri- 
prise active layers, with the lower, relatively thicker marily to electric field lines between the anode contact 
GaAs layer 12 acting as a buffer layer. On top of the pad and the underlying conductive gallium arsenide 
upper n GaAs layer 14 is formed a layer of semi-insulat- 60 with the intervening silicon dioxide as the dielectric. 
ing or insulating material, typically silicon dioxide The anode contact finger contributes a small percentage 
(5202) 16. The Si02 layer 16 has an opening for an of this capacitance by virtue of its much smaller area 
anode region and includes a window 18 in which there compared to the anode contact pad. Capacitance Csm 
is plated a metallic anode 20. The metallization is typi- is due primarily to fringing electric field lines between 
cally comprised of platinum or gold. 65 the anode contact pad and the ohmic contact with the 
This type of device, moreover, is usually included in intervening air as the dielectric. These impedances are 
an array of like devices, not shown. In order to contact interrelated in the same fashion as shown in FIG. 2. It is 
an individual diode such as shown in FIG. I, a fine wire to be noted, however, that the shunt capacitance C s ~ 1 ,  
5,04 1,88 1 
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from the anode contact pad 32 to the underlying n 
GaAs layer 28, can be more than is desirable. It is, there- 
. fore, necessary to further reduce or eliminate the value 
of the shunt capacitance C S H l ,  which may have a value 
in the range of 1 x 10-12 farads, as opposed to the junc- 
tion capacitance Cj, which, in turn, can have a value as 
low as 0.7X 10-15 farads. Accordingly, it can be seen 
that C S H ~  overwhelms the junction capacitance, C,, in 
terms of magnitude. 
Several different techniques have been resorted to in 
order to eliminate this source of shunt capacitance, two 
of which are shown in FIGS. 5 and 6. Referring now to 
FIG. 5, there is shown a mesa structure in which a 
portion of the active GaAs layers 24 and 28, as well as 
a portion of the GaAs substrate 26, are etched away at 
42 on the side away from the ohmic contact pad 34, 
whereupon the Si02 layer 30 is formed in a stepped 
fashion up to the location of the anode window 38 and 
with the anode contact pad metallization 32 and the 
contact finger 36 formed thereover. While shunt capaci- 
tance, CSHI,  has been eliminated by the mesa structure, 
a new impedance, c s H 3 ,  is present. This shunt capaci- 
tance is due to electric field lines from the anode contact 
pad to the conductive gallium arsenide beneath the 
anode and beneath the ohmic contact with the interven- 
ing silicon dioxide and semi-insulating gallium arsenide 
as the dielectric. However, because of the relatively 
large separation of the capacitor plates, this component 
is very small compared to the anode contact pad capaci- 
tance, C S H ~ ,  of FIG. 4. This type of structure suffers 
from the relative difficulty in implementing the device 
because of processing problems associated with the 
formation and etching of oxide, photoresist and metal 
layers when fabrication is attempted on non-planar 
surfaces. These problems are further compounded by 
the extremely small anode diameters in the region 38 
required for operation in the GHz-THz region. 
In order to avoid the problems associated with the 
mesa type structure of FIG. 5, a whiskerless Schottky 
structure, as shown in FIG. 6, was developed wherein 
the region of the GaAs active layers 24 and 28 beneath 
the anode contact pad 32 and contact finger 36 at 42 are 
converted to semi-insulating material. This is achieved, 
for example, by proton beam bombardment of the re- 
gion 42. This technique is well known to those skilled in 
the art, but it requires a relatively high energy proton 
source in order to achieve complete conversion of the 
relatively thick n doped GaAs layer 24. Also, there is an 
additional problem encountered, in the photolitho- 
graphic and metallization steps needed to protect the 
anode 40 and ohmic contact area 34 from the proton 
beam. This structure, like the mesa structure of FIG. 6, 
includes the shunt capacitance component, Csm. In 
each instance, the attempt has been to substantially 
reduce or attempt to eliminate altogether the shunt 
capacitance C S H l  which, as shown, acts as an undesir- 
able signal shunt. 
This now leads to a consideration of the preferred 
embodiment of the invention which is illustrated in 
FIGS. 7 and 8. Shown thereat is a whiskerless Schottky 
diode of the multi-layered type which is similar to that 
shown in FIGS. 3 and 4 but differs therefrom by the 
inclusion of a surface air channel or trench 44 fabricated 
across the width dimension of the device, as shown in 
FIG. 7, through at least the GaAs layers 24 and 28 and 
beneath the contact finger element as shown in FIG. 8, 
providing thereby an air bridge structure. The channel 
could be filled with a dielectric other than air. Addition- 
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ally, two layers 30, and 306 of Si02 are shown in the 
semiconductor structure of FIG. 8. These Si02 layers 
are necessary to implement the fabrication sequence to 
be hereinafter described; however, a single layer of 
Si02 could be employed when some other fabrication 
sequence is utilized. The depth of the channel 44 must 
extend through the n GaAs buffer layer 24 at least to the 
interface 46 between the GaAs substrate 26 and the 
n+GaAs layer 24. However, as shown in FIG. 8, this 
channel extends into the substrate 26. Also in this em- 
bodiment, the channel 44 includes a removal of the 
Si02 layers 30, and 306 on both sides of the anode 
contact finger 36, although this is not necessary for the 
reduction of shunt capacitance, C s H i ,  but rather to 
expose the GaAs surface 28 for etching. In some in- 
stances the Si02 layers 30, and 30b are removed beneath 
the contact finger 36 and across the channel. The chan- 
nel 44 includes a pair of inclined front and rear sidewalls 
48 and 50 which provide a generally concave open 
channel configuration. This occurs as a result of the 
etching process and the selected orientation of the crys- 
tallographic axes of the materials utilized. Also the 
etching process provides an undercut of the sidewalls 
48 and 50 relative to the Si02 layers 30, and 30b. 
The size of the anode window 38 again is a design 
feature and a relatively thin layer of selected metal, such 
as platinum, is deposited on the exposed face of the n 
GaAs layer 28, at the location of the anode window, to 
form the anode 40. The anode metallization can, when 
desired, be deposited at a selected depth in the n GaAs 
layer 28 by first etching the layer to the selected depth. 
The front channel wall 50 is also fabricated as close to 
the anode as possible and the overlap of the anode 
contact finger 36 passed the anode 40 on the Si02 layers 
30, and 306 should be as small as possible. Again, these 
are design constraints encountered in the fabrication 
process. In the preferred embodiment, moreover, the 
ohmic contact pad 34 is fabricated to a selected depth 
into the n+GaAs layer 2 4  however, it could, when 
desirable, be fabricated on the top of the n GaAs layer 
28. 
The purpose of having the channel 44 go through the 
GaAs active layers 24 and 28 is to minimize the effect of 
the shunt capacitance C S H ~  by cutting off the current 
path between the conductive gallium arsenide beneath 
the anode contact pad and the ohmic contact. Although 
capacitance C S H l  has not been eliminated from the 
structure, it now appears in series with the much smaller 
capacitance c S H 3 .  The resulting shunt capacitance due 
to the anode contact pad is virtually the same as that 
achieved in the mesa or proton bombarded structure. 
(FIG. 8). This technique of minimizing the deleterious 
effect of shunt capacitance C s ~ l  is totally different from 
that used in the mesa or proton bombarded structures 
disclosed in FIGS. 5 and 6. However, proton bombard- 
ment of the regions underlying the anode contact pad 
32 can be used in combination with the surface channel 
44. Such a structure would provide reduced shunt ca- 
pacitance compared to proton bombardment alone due 
to the lower dielectric constant of the air under the 
contact finger 36 compared to that of gallium arsenide. 
Again, the capacitive effect of having the channel filled 
with something other than air will depend on the dielec- 
tric constant of that material, 
The method involved in fabricating the embodiment 
of the invention, as depicted in FIGS. 7 and 8, involves 
known fabrication techniques and is directed primarily 
to the formation of the contact finger 36 and thereafter 
7 
5,04 
etching the surface channel 44 from beneath it across 
the width of the device under the contact finger and 
having a predetermined depth into the active and inac- 
tive layers of the GaAs semiconductor matelial. The 
length, width, and depth of the channel or  trench must 
be sufficient to minimize the conduction and displace- 
ment currents from the gallium arsenide beneath the 
anode contact pad to the ohmic contact. As shown, it 
extends transversely across the entire width of the de- 
8 
(14) following the etching of the S'i02 in the channel 
region, the photoresist is removed followed by etching 
of the GaAs layers 28 and 24 substantially to or into the 
substrate layer 26. A single GaAs etching process re- 
moves the GaAs, both active and semiinsulating, from 
both the regions on either side of the anode contact 
finger and from the region directly beneath the said 
finger; 
fi5) next, photoresist is applied and patterned to ex- 
vice. It should be noted, however, that this channel can 10 pose the Si02 layer 3ob, which lies Over the ohmic 
have a variety of shapes and directions. It could be contact pad 34, followed by the etching away of this 
curved, for example, or at some angle other than 90" to Si02 layer 3@, to expose the ohmic contact; and 
the finger. The trench or channel can be extended to (16) the wafer is then diced apart into individual chips 
include the border region 37, thereby forming a moat each containing a single diode. 
which surrounds the anode contact pad. The moat may 15 What has been shown and described is an improved 
be a necessity in integrated circuits or diode arrays to whiskerless Schottky diode wherein the deleterious 
ments. eliminated, is substantially reduced in a structure which 
steps is utilized in fabricating the device shown in 20 steps of ohmic contact formation, anode formation and 
anode contact pad and finger formation are carried out FIGS. 7 and 8: 
plurality of individual chips and including a semi- trench being formed near the end of the processing insulating GaAs substrate layer 26, an intermediate sequence. The diode junction, moreover, exhibits the 
n+GaAs buffer layer 24 and an upper GaAs layer 28' 25 same DC characteristics as the present state of the art 
which is readily available on the market, is tailored to a whisker contacted devices. Any shunt capacitance re- particular thickness; maining is mainly attributed to the fringing field be- (2) a layer 30, of Si02 is then deposited across the tween the anode contact pad 32, finger element 36 and entire surface of the upper n GaAs layer 28; 
(3) an ohmic contact region 34 is next formed by use 30 Ohmic 'Ontact pad 34' 
of a resist pattern and followed by an etching step in the The device, in accordance with the subject invention, 
sioz layer and, in cases, the CaAs layers 24 has many applications in the millimeter and submillime- 
ter range, including use as waveguide mixers, planar and 28; 
(4) an ohmic contact metallization layer is formed by mixers and planar arrays, multipliers, varactor tuners 
electroplating a sequence of tin, tinhickel and gold 35 and various Other types Of integrated circuits. 
over the ohmic contact pad area; Having thus shown and described what is at present 
considered to be the preferred embodiment of the in- 
vided; vention as well as its method of fabrication, it should be 
layer 34 of step (4) is overlaid with a layer of gold, not 40 tion and not limitation. Accordingly, all modifications, 
shown; alterations and changes, coming within the spirit and 
(7) a second layer 30b of Si02 is then deposited Over scope of the invention as set forth in the appended 
the entire surface including the gold plated ohmic claims, are herein meant to be 
contact pad area 34; 
anode window 38 which is then etched through the 
Si02 layers 30, and 306 at the prescribed location; 
(9) the photoresist is next removed and a thin layer 40 
of platinum followed by a thicker layer of gold is plated 
into the anode window onto the n GaAs layer 28 to 50 
form the anode 40; 
(10) the entire upper surface of the device is coated 
with a thin layer of chromium followed by a thin layer 
of gold, also not shown, and is achieved, for example, 
by sputter deposition; 
(1 I )  a photoresist is applied and patterned defining 
the anode contact pad 32, finger 36 and a silicon dioxide 
border 37 which is followed by electroplating a rela- 
tively thick layer of gold for implementing the contact 
pad 32 and finger 36 as well as the border 37 for imple- 60 
mentation of a subsequent dicing of the wafer; 
(12) the photoresist is removed and the thinner layers 
of gold and chromium are etched away from the region 
outside of the anode contact pad 32 and contact finger 
36; 
(13) a photoresist is applied and patterned defining 
the channel region 44 and the layers 30, and 306 of Si02 
thereat are first etched away; 
completely the diode from other circuit ele- effects of the shunt capacitance, CSH~, if not completely 
is relatively simple to fabricate. Critical fabrication At present, the sequence Of processing 
( I )  a prefabricated wafer for producing a on a relative]y flat, planar surface with the channel or 
(5) an alloying of the ohmic contact area is next pro- 
(6) following the alloying step, the ohmic contact noted that the Same has been made by way of illustra- 
We claim: 
1. A multi-layered semiconductor Schottky diode 
comprising: 
a plurality of contiguous semiconductor, semi-insulat- 
ing or insulating layers and including an anode; 
an Outer layer Of  ohmic contact metallization formed 
on said Plurality of layers; 
an outer,layer of anode contact metallization, includ- 
ing a contact pad region, formed on said plurality 
of layers, 
said layer of anode contact metallization further in- 
cluding a relatively narrow anode contact finger 
extending from said contact pad region to said 
anode; and 
means for reducing the internal shunt capacitance of 
said diode including a trench of predetermined 
depth formed in a selected number of said layers 
beneath said contact finger. 
2. The diode as defined by claim 1 wherein said 
trench extends beneath said anode contact finger in a 
direction which is transverse to the narrow dimension 
3. The diode as defined by claim 1 wherein said se- 
lected number of layers comprises at least one active 
layer of selectively doped semiconductor material. 
(8) a photoresist layer is applied and patterned for the 45 
55 
65 of said anode contact finger. 
504 1,8 8 1 
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4. The diode as defined by claim 1 wherein said plu- 
rality of contiguous semiconductor, semi-insulating or 
16. The diode device as defined by claim 15 wherein 
said at least one layer of semi-insulating or insulating 
insulating layeis include a pair of doped semiconductor 
active layers. 
5. The diode as defined by claim 4 wherein one layer 5 
of said pair of doped semiconductor layers is more 
heavily doped than the other layer. 
6. The diode as defined by claim 5 wherein said semi- 
conductor layers are selected from Group 111-V semi- 
conductor material. 10 
7. The diode as defined by claim 6 wherein said semi- 
conductor material comprises gallium arsenide. 
8. The diode as defined by claim 7 wherein said 
doped gallium arsenide layers are doped with n type of 
impurities. 15 
9. The diode as defined by claim 7 wherein one of said 
semi-insulating or insulating layers comprises a layer of 
gallium arsenide on one side of and contiguous to said 
more heavily doped layer of gallium arsenide and 
wherein another semi-insulating or insulating layer 20 
comprises at least one layer of silicon dioxide on the 
other side of and displaced from said more heavily 
doped layer and sandwiched between and contiguous to 
both the less heavily doped layer of gallium arsenide 
and said outer layer of anode contact metallization. 
10. The diode as defined by claim 9 wherein said layer 
of ohmic contact metallization is formed on one of the 
doped gallium arsenide layers. 
25 
11. A semiconductor diode device, comprising: 
a substrate of semi-insulating or insulating material; 
at least one active layer of selectively doped semicon- 
ductor material selected from Group 111-V semi- 
conductor materials on said substrate; 
at least one layer of semi-insulating or insulating ma- 
terial contiguous with the top surface of said at 35 
least one active layer; 
an anode including a metal-semiconductor junction 
located in a region of said active layer and having 
an aperture window thereat through said at least 
one layer of semi-insulating or insulating material; 40 
30 
a first outer layer of metallizkon on said 2 least one 
layer of semi-insulating or insulating material and 
including an anode contact pad and a contact fin- 
ger which projects from said contact pad to said 
anode, forming said metal-semiconductor junction 
thereat; 
a second outer layer of metallization on said active 
layer and including an ohmic contact pad; and 
a trench of predetermined depth formed at least in 
said one active layer, beneath the contact finger 
and intermediate the anode contact pad and said 
anode, which significantly reduces the shunt ca- 
pacitance between the anode contact pad and the 
metal-semiconductor junction of said anode. 
12. The device as defined by claim 11 wherein said at 
least one active layer comprises a pair of contiguous 
active layers of same type of semiconductor material 
with one of said active layers being more heavily doped 
than the other active layer. 
13. The diode device as defined by claim 12 wherein 
the more heavily doped active layer contacts said sub- 
strate. 
14. The diode device as defined by claim 13 wherein 
said active layers are comprised of doped layers of 
gallium arsenide. 
15. The diode device as defined by claim 14 wherein 
said substrate of semi-insulating or insulating material is 
comprised of gallium arsenide. 
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material comprises two contiguous layers of silicon 
dioxide. 
17. The diode device as defined by claim 11 wherein 
said at least one active layer is comprised of doped 
gallium arsenide, said substrate of semi-insulating or 
insulating material is comprised of gallium arsenide and 
said at least one layer of semi-insulating or insulating 
material is comprised of silicon dioxide. 
18. The diode device as defined by claim 17 wherein 
said at least one active layer comprises a pair of contigu- 
ous layers of doped gallium arsenide, and wherein said 
first and second outer layers of metallization are formed 
on the outer surface, remote from said substrate, of said 
silicon dioxide and gallium arsenide, respectively. 
19. The diode device as defined by claim 18 wherein 
said pair of active layers of gallium arsenide include 
proton bombardment of the regions underlying the 
anode contact pad for further reducing said shunt ca- 
pacitance. 
20. The diode as defined by claim 1 wherein said 
trench is filled with a dielectric. 
21. The diode as defined by claim 11 wherein said 
trench is filled with a dielectric. 
22. A planar Schottky diode comprising: 
a generally planar chip including a plurality of con- 
ducting, semiconductor, semi-insulating, or insulat- 
ing layers; 
one of said plurality of layers being an inactive insu- 
lating or semi-insulating substrate; 
a second of said plurality of layers being one or more 
active semiconductor layer or layers adjacent to 
and contiguous with said inactive insulating or 
semi-insulating substrate; 
a third of said plurality of layers being an insulating or 
semi-insulating layer or layers adjacent to and con- 
tiguous with said active semiconductor layer or 
layers and remote from said inactive insulating or 
semi-insulating substrate; 
a fourth of said plurality of layers being a conducting 
layer which is adjacent to and contiguous with said 
third insulating or semi-insulating layer and gener- 
ally remote from said one or more active semicon- 
ductor layer or layers, said conducting layer being 
comprised of a relatively large area anode contact 
pad and an elongated finger protruding therefrom; 
and 
a trench, including a non-conducting material 
therein, which extends beneath said finger ahd 
through at least said one or more active semicon- 
ductor layer or layers. 
23. The Schottky diode as defined by claim 22 
wherein said second of said plurality of layers includes 
first and second layered portions contiguous with each 
other, the first of which is more heavily doped than the 
second and contiguous with said insulating or semi- 
insulating, substrate, and the second of which is contig- 
uous with said third insulating or semi-insulating layer. 
24. The Schottk;. diode as defined by claim 22 
wherein a small pori'dn of said finger extends into said 
insulating or semi-insulating layer or layers and conduc- 
tively contacts said active semiconductor layer or lay- 
ers. 
25. The Schottky diode as defined by claim 23 
wherein a small portion of said finger extends into said 
third or semi-insulating layer or layers and conductively 
contacts said less heavily doped layered portion. 
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26. The Schottky diode as defined by claim 22 
wherein said trench lies in a plane which is generally 
parallel to said conducting layer and extends across said 
chip. 
wherein said trench extends to the interface of said 
more heavily doped layered Portion with said insulating 
or semi-insulating substrate. ger. 
wherein said trench extends into said insulating or semi- 
insulating substrate. 
29. The Schottky diode defined by claim 22 
wherein said trench is filled with a dielectric. 
30. The diade as defined by claim 20 wherein said 
trench is open: and filled with air. 
31. The diode as defined by claim 1 wherein said 
32. The diode as defined by claim 21 where said 
trench is open and filled with air. 
33. The diode as defined by wherein said 
trench surrounds said anode contact pad. 
34. The Schottky diode as defined by claim 29 
35. The Schottky diode as defined by claim 22 
wherein said trench is generally transverse to said fin- 
36. The Schottky diode of claim 22 wherein said 
37. The Schottky diode of claim 22 wherein: 
said one of said plurality of layers is a semi-insulating 
gallium arsenide substrate, said second of said plu- 
rality of layers are two active gallium arsenide 
semiconductor layers, and said third of said plural- 
ity of layers is at least one insulating layer ofsilicon 
dioxide. 
5 
27* The Schottky diode as defined by 23 wherein said trench is open and filled with air. 
28. The Schottky diode as defined b y claim 23 10 
trench surrounds said large area anode contact Pad. 
15 
trench surrounds said contact pad region. * * * * *  
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